This Page Is Inserted by IFW Operations and is not a part of the Official Record.

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

A. F

OTE	E JC/30
MAR	5 2004
PATENTO	- SEMARE

	PIENT	MART	US P				p10/SE h 08/30/2003. OMB EPARTMENT OF C	
Under the F	Paperwork Reduction Adrian	95. no persons are requir Applica	red to respond to a collection Number	ection of infor	mation unles			
, -	TRANSMITTAL	Filing D		10/707,9		<u>.:</u>		
'	FORM		med Inventor	01/28/20				
(to be used f	or all coπespondence after in	tial filipg) Art Unit		Long-Hu				
(10 20 2002)			er Name					
Total Number	of Pages in This Submission	3 Attorne	y Docket Number	LKSP00	025USA			
		ENCLOSUR	ES (Check all t	that apply)				
Amenda Amenda Extensi Express Informa Certifie Docume Respon Incomp	read Attached ment/Reply After Final Affidavits/declaration(s) on of Time Request s Abandonment Request ation Disclosure Statemen d Copy of Priority ent(s) use to Missing Parts/ lete Application Response to Missing Par under 37 CFR 1.52 or 1.5	Petition Petition to Provisional Power of A Change of Terminal I Request for CD, Number Remarks Response to the	related Papers Convert to a Al Application Attorney, Revocation Correspondence Ac	ddress	L to T Apr of A Apr (Ap Apr Apr Apr Apr Apr Apr Apr Apr Apr A	Technolo peal Con peal Con peal Noti prietary tus Lette er Enclo ntify belo	osure(s) (please ow):	oard
	SIGI	IATURE OF APP	ICANT ATTO	RNEY O	R AGENT		·····	
Firm or Individual name	Winston Hsu, Re		4 1 A	NIVET, U	N AGENT			
Signature		Visul	on Ho	Ry				
Date	Date 3/12/2490(/							
		CERTIFICATE O	F TRANSMISSI	ON/MAIL	ING			
	that this correspondence ge as first class mail in an below.	s being facsimile trans	mitted to the USPTC	O or deposit	ted with the			
Typed or printe	d name							
Signature						Date		

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

MAR 1 5 2004 5

PTO/SB/17 (10-03)

Approved for use through 07/31/2006. OMB 0651-0032

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE persons are required to respond to a collection of information unless it displays a valid OMB control number.

FEE TRANSMITTAL for FY 2004

Effective 10/01/2003. Patent fees are subject to annual revision.

____ Applicant claims small entity status. See 37 CFR 1.27

TOTAL AMOUNT OF PAYMENT

Signature

(\$)	0.00	

Complete if Known			
Application Number	10/707,952	•	
Filing Date	01/28/2004		
First Named Inventor	Long-Hui Lin		
Examiner Name			
Art Unit			
Attorney Docket No.	LKSP0025USA		

Date

METHOD OF PAYMENT (check all that apply)	METHOD OF PAYMENT (check all that apply) FEE CALCULATION (continued)					
Check Credit card Money Other None						
Deposit Account:	Deposit Account:					
Deposit Account 50-0801	Fee Code		Fee Code	Fee (\$)	Fee Description	Fee Paid
Account 50-0801 Number	1051	130	2051	65	Surcharge - late filing fee or oath	
Deposit Account North America International Patent Office	1052	50	2052	25	Surcharge - late provisional filing fee or cover sheet	
The Director is authorized to: (check all that apply)	1053	130	1053		Non-English specification	<u> </u>
Charge fee(s) indicated below Credit any overpayments	1812	2,520			For filing a request for ex parte reexamination	
Charge any additional fee(s) or any underpayment of fee(s)	1804	920*	1804	920*	Requesting publication of SIR prior to Examiner action	
Charge fee(s) indicated below, except for the filing fee to the above-identified deposit account.	1805	1,840*	1805	1,840*	Requesting publication of SIR after Examiner action	
FEE CALCULATION	1251	110	2251	55	Extension for reply within first month	
1. BASIC FILING FEE	1252	420	2252	210	Extension for reply within second month	
Large Entity Small Entity	1253	950	2253	475	Extension for reply within third month	
Fee Fee Fee Fee <u>Fee Description</u> Fee Paid Code (\$)	1254	1,480	2254	740	Extension for reply within fourth month	
1001 770 2001 385 Utility filing fee	1255	2,010	2255	1,005	Extension for reply within fifth month	
1002 340 2002 170 Design filing fee	1401	330	2401	165	Notice of Appeal	
1003 530 2003 265 Plant filing fee	1402	330	2402	165	Filing a brief in support of an appeal	
1004 770 2004 385 Reissue filing fee	1403	290	2403	145	Request for oral hearing	
1005 160 2005 80 Provisional filing fee	1451	1,510	1451	1,510	Petition to institute a public use proceeding	
SUBTOTAL (1) (\$) 0.00	1452	110	2452	55	Petition to revive - unavoidable	
	1453	1,330	2453	665	Petition to revive - unintentional	
2. EXTRA CLAIM FEES FOR UTILITY AND REISSUE	1501	1,330	2501	665	Utility issue fee (or reissue)	
Total Claims	1502	480	2502	240	Design issue fee	
Total Claims20** = X = X = X = X = X = X = X = X = X = X = X = X = X = X =	1503	640	2503		Plant issue fee	
Claims -3 = - ^	1460	130	1460	130	Petitions to the Commissioner	
	1807	50	180	7 50	Processing fee under 37 CFR 1.17(q)	
Large Entity Small Entity Fee Fee Fee Fee Description	1806	. 180	1800		Submission of Information Disclosure Stmt	
Code (\$)	8021	40	802 ⁻	1 40	Recording each patent assignment per property (times number of properties)	
1202 18 2202 9 Claims in excess of 20 1201 86 2201 43 Independent claims in excess of 3	1809	770	2809	9 385	Filing a submission after final rejection	-
1203 290 2203 145 Multiple dependent claim, if not paid	1810	770	2810	0 385	(37 CFR 1.129(a)) For each additional invention to be	
1204 86 2204 43 ** Reissue independent claims					examined (37 CFR 1.129(b))	\vdash
over original patent	1801	770	2801	385	, , , , , , , , , , , , , , , , , , , ,	
1205 18 2205 9 ** Reissue claims in excess of 20 and over original patent	1802	900	1802	900	 Request for expedited examination of a design application 	<u>[</u>
Other fee (specify)						
**or number previously paid, if greater; For Reissues, see above	*Redu	iced by	Basic	Filing F	ee Paid SUBTOTAL (3) (\$) 0.00	
SUBMITTED BY					(Complete (if applicable))	
Name (Print/Type) Winston Hsu (Registration No. 41.526 Telephone 886289237350						

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

This collection of information is required by 37 CFR 1.17 and 1.27. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

MAR 1 5 2004 BY


Approved for use through 10/31/2002. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION — Supplemental Priority Data Sheet

Additional foreign app	lications:			
Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached? YES NO
092123827	Taiwan R.O.C	08/28/2003		
•				
		·		
	·			
	·			

Burden Hour Statement: This form is estimated to take 21 minutes to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

인당 인당 인당 인당



येज एज एज एज

LKS-25

中華民國經濟部智慧財產局

INTELLECTUAL PROPERTY OFFICE.
MINISTRY OF ECONOMIC AFFAIRS
REPUBLIC OF CHINA

兹證明所附文件,係本局存檔中原申請案的副本,正確無訛,

其申請資料如下

리도 리도 리도 리도

This is to certify that annexed is a true copy from the records of this office of the application as originally filed which is identified hereunder:

申 請 日:西元 2003 年 08 月 28 日

Application Date

申 請 案 號: 092123827

Application No.

申 請 人: 力晶半導體股份有限公司

Applicant(s)

局 Director General







發文日期: 西元 2004 年 1 月 16 E

Issue Date


發文字號: 09320051830

Serial No.

5인 5인

申請日期:	IPC分類
申請案號:	

· <u></u>	·	
(以上各欄	由本局填	發明專利說明書
	中文	一種管狀缺陷的檢測方式
發明名稱	英文	METHOD OF PIPING DEFECT DETECTION
	姓 名 (中文)	1.林龍輝
	姓 名 (英文)	1. Lin, Long-Hui
發明人 (共1人)	國籍(中英文)	1. 中華民國 TW
	住居所(中文)	1. 新竹縣竹東鎮竹中路二十五之三號六樓之二
	住居所(英文)	1.6F-2, No. 25-3, Chu-Chung Rd., Chu-Tong Town, Hsin-Chu Hsien, Taiwan, R.O.C.
	名稱或 姓 名 (中文)	1. 力晶半導體股份有限公司
	名稱或 姓 名 (英文)	1. Powerchip Semiconductor Corp.
三	國籍(中英文)	1. 中華民國 TW
申請人(共1人)	住居所 (營業所) (中 文)	1. 新竹市科學園區力行一路12號 (本地址與前向貴局申請者相同)
	住居所 (營業所) (英 文)	1. No. 12, Li-Hsin Rd. I, Science-based Industrial Park, Hsin-Chu City, Taiwan, R.O.C.
	代表人(中文)	1. 黄崇仁
	代表人(英文)	1. Huang, Chung-Jeng



四、中文發明摘要 (發明名稱:一種管狀缺陷的檢測方式)

一、(一)、本案代表圖為:第 4 圖

(二)、本案代表圖之元件代表符號簡單說明

110 取樣


120 化學機械研磨製程


130 濕蝕刻

140 紫外光偵測

六、英文發明摘要 (發明名稱:METHOD OF PIPING DEFECT DETECTION)

A method of piping defect detection is disclosed. First, a sample is providing. The ample has a silicon substrate, a plurality of electric devices disposed on the silicon substrate surface, a dielectric layer covering the electric devices and the substrate, and a polysilicon layer positioned on the dielectric layer, which is electrically connected to the





四、中文發明摘要 (發明名稱:一種管狀缺陷的檢測方式)

150 缺陷分類

160 SEM檢 測

六、英文發明摘要 (發明名稱: METHOD OF PIPING DEFECT DETECTION)

electric devices through contact holes in the dielectric layer. A chemical mechanical polish rocess is performed to remove the polysilicon layer on the dielectric layer and parts of the dielectric layer. A wet etching process is then performed to delayer the dielectric layer. After that, the sample is inspected under an ultraviolet light irradiation for detecting the



四、中文發明摘要 (發明名稱:一種管狀缺陷的檢測方式)

六、英文發明摘要 (發明名稱:METHOD OF PIPING DEFECT DETECTION)

piping defects in the dielectric layer of the sample.



一、本案已向		
國家(地區)申請專利 申請日期	案號	主張專利法第二十四條第一項優
	無	
二、□主張專利法第二十五條之一第一項優	牛 裢·	
申請案號:	プロイ産・	
日期:	無	
三、主張本案係符合專利法第二十條第一項[」第一款但書或□第-	二款但書規定之期間
日期:		
四、□有關微生物已寄存於國外: 寄存國家:		
寄存機構:	無	
寄存日期: 寄存號碼:		
□有關微生物已寄存於國內(本局所指定	之寄存機構):	
寄存機構:	4	
寄存日期: 寄存號碼:	#	
□熟習該項技術者易於獲得,不須寄存。		

五、發明說明 (1)

發明所屬之技術領域





本發明係提供一種缺陷 (defect)的檢測方法,尤指一種快速且具有高靈敏度的管狀缺陷 (piping defect)檢測方法。

先前技術

在半導體製程中,當於一基底上形成各電路元件 (如 MOS電晶體)後,均會先形成一介電層,亦即所謂的層間絕緣 (inter layer dielectric, ILD)層,用來隔離並保護下方的電路元件,且該層間絕緣層內設有複數個接觸洞(contact hole),以用來填入一導電層,於該接觸洞內形成一接觸插塞 (contact plug),使各該電路元件能經由各該接觸插塞向外電連接至其他電路元件,例如一導線,因此,資料訊號便可由上方之導線經該接觸插塞傳送到各電路元件,例如一電晶體的源/汲極,以進一步控制各電路元件之運作。

以下係以一 DRAM晶片為例,來說明半導體製程中接觸插 中之製作方式。請參考圖一至圖二,圖一至圖二為於一 晶片 10中利用接觸插塞進行電路連接之製作方法示意 圖。如圖一所示,晶片 10包含有一基底 12,電晶體 14、 16、18及 20設於該基底 12表面,其中電晶體 14係與電晶






五、發明說明 (2)

體 18共用同一多晶矽層作為其關極,並與電晶體 16共用同一掺雜區作為其源極,而電晶體 20亦以同樣的方式分別與電晶體 16與 18共用一多晶矽層與一源極。接著請參考圖二,隨後於晶片 10上沉積一介電層 22,例如一含硼磷的四乙氧基矽烷 (borophospho-tetra-ehtyl-orthosilicate, BPTEOS)層,並利用一黃光暨蝕刻製程於介電層 22內形成複數個接觸洞,再於介電層 22上方沉積一導電層 (未顯示),例如一多晶矽層,並填入各該接觸洞內,以於接觸洞內形成接觸插塞 26、28、30、32、34與36。

然而隨著製程尺寸的不斷縮小以及元件積集度的不斷提升,在沉積介電層 22時,往往容易因介電層 22之填充能力不佳而於各閘極間生成管狀的空洞 24,使得部分接觸洞間相互連通。雖然在完成介電層 22之沉積製程後,半會利用一快速熱處理製程來對介電層 22進行迴流(reflow),企以消除空洞 24,然而,在大多數的程度,空洞 24的發生仍不能完全避免,在後續的接觸插塞製作過程中,所形成的接觸插塞也會因此,會以上,所形成的接觸插塞也會因此所知 20 無法進行正常的電路操作,這也就是所謂的管狀缺陷 (piping defect)。

為說明方便起見,以下係以晶片10做為偵測樣本來說明







五、發明說明 (3)

習知技術中的管狀缺陷偵測方法。請參考圖三,圖三為一習知的管狀缺陷偵測方法,由於管狀缺陷的位置多半與介電層 22表面具有一段距離,因此在進行檢測前,多半會先對取來的樣本進行一適當的預處理 (pre-treatment)。如圖三所示,在習知之管狀缺陷偵測方法中,從於取其 50%

treatment)。如圖三所示,在習知之管狀缺陷偵測方法中,係於取樣 50後,先利用一化學機械研磨 (chemical mechanic polish, CMP)製程 60去除介電層 22上方各層例如用來製作接觸插塞之多晶矽層,再藉由一濕蝕刻製程 70移除部份之介電層 22,最後再利用掃描式電子顯微鏡 (SEM)進行缺陷檢測 80。隨後可再藉由錯誤位元地圖failure bit map, FBM)的製作,來進一步分析管狀缺陷的生成原因,重新對製程參數進行調整,以降低空洞 24的發生機率。

然而在習知技術中,最後的缺陷檢測 80均係靠工程師以 人工方式進行判讀,因此在判讀上將花費大量的時間與 心力,舉例來說,一批晶片中取 50個樣本,可能就需要 花上 12個小時以上的時間,才能判讀完畢,而一旦製作 會 22之沉積製程發生任何問題,往往要要在 所有 22之沉積製程發生任何問題,往往要要 進行晶片測試(wafer test)時才會發現,而要進行 進行。此數學是要花上數倍的時間,才能出一適 当時的製程參數範圍。此外,由於這些管狀缺陷事實上相 當微小,以一 0.13微米製程之 DRAM晶片為例,其管狀缺陷 陷的尺度多在 0.1微米以下,因此將無法晶片做大面積的





五、發明說明 (4)


檢測,且當工程師在判讀時,祇要稍有不慎,很容易就沒有注意到管狀缺陷之存在,而作出錯誤的判斷,這將嚴重影響後續的錯誤分析流程,使得工程師無法對各製程參數進行適當而有效之調整,造成產品可靠度的低落。


隨著半導體產業製程的進步以及經濟效益的考量,晶圓的直徑已由過去 8吋邁向 12吋,線寬大小亦由過去的 0.18 微米進入 0.13微米甚至 0.1微米,在這製程大幅改變的同級米 往往亦需要藉由大量的實驗以界定出各製程參數之全操作範圍,以確保產品在量產時能有一定之可靠度,但習知技術顯然無法滿足此一需求,往往花費的大量的時間成本仍不能得到一正確之製程參數範圍,因此,現在迫切需要一種快速且具有高靈敏度的缺陷檢測方法,以解決上述問題。

發明內容

本發明之主要目的在於提供一種快速且具有高靈敏度的管狀缺陷檢測方法,以解決上述問題。

本發明之最佳實施例係先提供一樣本,該樣本包含有一矽基底、複數個電路元件設於該基底上、一介電層覆蓋於該複數個電路元件及該基底上,以及一多晶矽層覆蓋






五、發明說明 (5)


於該介電層上,並經由複數設於該介電層內之接觸洞電連接到各該電路元件,接著對該樣本進行一化學機械研磨製程,以去除該介電層上之該多晶矽層以及部份該介電層,再進行一濕蝕刻製程,以部分去除該介電層,最後利用一紫外光來觀測該樣本,以判別該樣本之該介電層中是否具有該管狀缺陷。。

由於本發明之缺陷檢測方法係利用一化學機械研磨製程與一濕蝕刻製程對樣本進行一預處理,再藉由紫外光照射下對多晶矽層與氧化層亮度對比之差異來進行判別,此可配合一即時缺陷分類工具來進行線上檢測,故能達到有效提升產率以及產品可靠度之目的。

實施方式

為充分闡明本發明之缺陷檢測方法與習知技術間之差異,以下同樣以晶片 10為檢測樣本,來說明本發明之缺陷檢測方法。請參考圖四,圖四為本發明較佳實施例中之缺陷檢測方法示意圖。如圖四所示,在取樣 110後,同樣會先利用一化學機械研磨製程 120與一濕刻製程 130來對晶片 10進行預處理。得注意的是,在本發明較佳實施例中,所進行之化學機械研磨製程 120會在磨蝕到導電層與介電層 22之界面後,繼續進行一過度蝕刻,移除一定厚度之介電層 22,直至各該接觸插塞未與各該閘極之上







五、發明說明 (6)

方重疊為止,這將使介電層 22內各空洞 24間的距離距增加(由於各空洞 24之形狀為上小下大),以利於後續之缺陷觀測,在本發明之較佳實施例中,該過度磨蝕之較佳厚度約為 300至 1000埃 (angstrom),並可依介電層 22之厚度進行調整。接著可再配合濕蝕刻製程 130,以選擇性蝕刻的方式來去除介電層 22,使介電層 22之厚度降低,以利後續的管狀缺陷觀測。

接著進行一紫外光偵測140,亦即利用一紫外光,例如一 寬頻帶 (broad band)之紫外光或一窄頻帶 (narrow band) 紫外光,由上方照射晶片10,並以一適當的放大倍率 來觀測其影像,由於介電層22與構成接觸插塞的多晶矽 層間具有材質上的差異,因此,一旦晶片 10上的介電層 22內有缺陷產生,該缺陷所處之區域會與周圍區域產生 一明顯之亮度差,舉例來說,若介電層 22係由 BPTEOS所 構成則在紫外光照射下會形成一低亮度的黑色影像,而 由多晶砂構成之接觸插塞與砂基底則會形成一高亮度之 白色影像,一旦介電層22中有一缺陷存在,則將會發現 該處之黑色影像會略為透明,具有較問圍區域高之亮 ,故可輕易偵測出該缺陷之形狀、大小及位置。值得 注意的是在上述實施例中,雖以一紫外光作為管狀缺陷 俱測之光源,然而本發明並不限於此,而可使用其他類 型之光源來進行管狀缺陷偵測,只要該光源對該介電層 22與該多晶矽層能形成不同之亮度對比即可,例如使該





五、發明說明 (7)


光源對該多晶矽層具有不透光性,而對該介電層22具有透光性,以利進行管狀缺陷的觀測工作。



在偵測出晶片 10上缺陷之形狀、大小及位置後,可利用一自動缺陷分類 (automatic defect classify, ADC)工具來對該樣本進行自動缺陷分類 150, 並藉由一預先建立之資料庫,將管狀缺陷與非管狀缺陷進行自動分類。此外,製程工程師並可針對所偵測出之管狀缺陷利用 SEM檢測 160進行進一步之人工分析。在已知各缺陷位置的狀況下, SEM檢測 160之準確率與速率亦可大幅提升,故可藉各項製程參數,例如沉積速度/溫度、快速加熱製程之溫度/時間、閘極線寬等,之測試與調整,迅速抑制缺陷的發生機會,以提升產量及產品可靠度。

相較於習知技術中之缺陷偵測方式,本發明之缺陷偵測方式係藉由紫外光照射下亮暗度之差異來偵測缺陷,而不需要使用掃描式電子顯微鏡慢慢檢測,故可大幅提升缺陷檢測之速率以及準確度,因此將可滿足線上測試之需求,以較少之時間成本完成各項製程參數之調整,以提升產量及產品可靠度。


以上所述僅為本發明之較佳實施例,凡依本發明申請專利範圍所做之均等變化與修飾,皆應屬本發明專利之涵蓋範圍。





圖式簡單說明

圖式之簡單說明



圖三為一習知之管狀缺陷檢測方法示意圖。

圖四為本發明中管狀缺陷檢測方法示意圖。

圖式之符號說明

 10 晶片
 12 基底

 1 · 16 · 18 · 20 電晶體
 22 介電層

24 空洞

26、28、30、32、34、36 接觸插塞


50 取樣 60 化學機械研磨製程

70 濕蝕刻 80 缺陷檢測

110 取樣 120 化學機械研磨製程

130 濕蝕刻 140 紫外光偵測

150 缺陷分類 160 SEM檢測



1.一種管狀缺陷的檢測方法,其包含有下列步驟:提供一樣本(sample),該樣本包含有:



一砂基底;

複數個電路元件設於該矽基底上,該複數個電路元件包含有一閘極;


一介電層覆蓋於該複數個電路元件及該基底上,該介電層中並設有複數個接觸洞設於各該電路元件之上方,其中該介電層會因覆蓋不均而於二相鄰閘極間形成一空洞;以及


一多晶矽層覆蓋於該介電層上,並經由各該接觸洞電連:到各該電路元件,其中該多晶矽層填充該複數個接觸 洞而形成複數個接觸插塞,並同時填充該空洞形成一管 狀缺陷;

進行一化學機械研磨 (chemical mechanical polish, CMP)製程,以去除該介電層上之該多晶矽層,並過度磨蝕該介電層;

進行一濕蝕刻製程,以選擇性蝕刻該介電層;以及利用一光源來觀測該樣本,俾以搜尋該管狀缺陷,其中該光源對該多晶矽層為不透光性,而對該介電層則為透光性。

2.如申請專利範圍第1項的方法,其中該化學機械研磨步驟係研磨至各該接觸插塞未與各該閘極上方重疊為止。






3.如申請專利範圍第1項的方法,其中該光源包含有紫外光。



- 4.如申請專利範圍第3項的方法,其中該紫外光係包含有一寬頻帶紫外光(broadband UV)或一窄頻帶(narrow band)紫外光。
- 5.如申請專利範圍第1項的方法,其中各該電路元件係分別為一 MOS電晶體,而各該 MOS電晶體之該 開極係設於該基底表面,且更包含一源極與一汲極,分別設於各該 閘之兩側。
- 6.如申請專利範圍第1項的方法,其中該介電層係包含有一含硼磷的四乙氧基矽烷(borophospho-tetra-ehtyl-ortho silicate, BPTEOS)層。
- 7.如申請專利範圍第1項的方法,其中該方法另包含有利用一自動缺陷分類 (automatic defect classify, ADC)工具來對該樣本進行缺陷分類。
- R.如申請專利範圍第1項的方法,其中該方法於發現該管狀缺陷之位置後,另包含有一掃描式電子顯微鏡觀測步驟,以對該管狀缺陷進行進一步分析。



9.一種半導體晶片中缺陷的檢測方法,其包含有下列步驟:




提供一半導體晶片,該半導體晶片包含有:


- 一矽基底;以及
- 一介電層設於該矽基底上;

進行一預處理製程,以去除部分之該介電層;以及利用一紫外光來進行觀測,並根據該半導體晶片上各區域內影像亮度之差異來判別該介電層中是否具有缺陷。

- 10.如申請專利範圍第9項的方法,其中當該介電層中具一管狀缺陷時,該管狀缺陷所處之區域在該紫外光照射下會形成一較高亮度之影像。
- 11.如申請專利範圍第 9項的方法,其中該管狀缺陷之線 寬係小於 0.1μ m。
- 12.如申請專利範圍第9項的方法,其中該預處理製成係包含有一化學機械研磨製程以及一濕蝕刻製程。
- 13.如申請專利範圍第9項的方法,其中該半導體晶片另向含有複數個電路元件,設於該矽基底表面。
- 14.如申請專利範圍第9項的方法,其中該介電層係包含有一含硼磷的四乙氧基矽烷(borophospho-tetra-ehtyl-



ortho silicate, BPTEOS)層層。




16.如申請專利範圍第9項的方法,其中該方法另包含有利用一自動缺陷分類 (automatic defect classify, ADC)工具來對該樣本進行自動缺陷分類。

17.如申請專利範圍第9項的方法,其中該方法於發現該管狀缺陷之位置後,另包含有一掃描式電子顯微鏡觀測步驟,以對該管狀缺陷進行進一步分析。










中回



國

